Low-Level Lore
Subscribe
Sign in
Home
Archive
About
Latest
Top
Discussions
Layer 2 Network Operations: How Ethernet Frames and Smart Switches Power Gigabit Networks
Detailed Analysis of Switching and Bridging Mechanisms
Sep 28
•
Mohit
8
August 2025
Routing Decision Process: Understanding How Packets Navigate From Host to Gateway
The Complete Journey of a Packet: From Application to Destination
Aug 15
•
Mohit
18
July 2025
Process Scheduling Impacts on Lock Contention in Multi-Server Distributed Systems
How Operating System Preemption Creates Hidden Performance Bottlenecks in Concurrent Applications
Jul 31
•
Mohit
10
The Great DNS Blackout: A Technical Dissection of Cloudflare's 1.1.1.1 Global Outage on July 14, 2025
Infrastructure Collapse Through Configuration Cascades and BGP Route Withdrawal
Jul 23
•
Mohit
7
Deconstructing Network Communication: How Your Simple JSON Request Traverses Seven Layers of the OSI Stack
A Engineer's Guide to Understanding Backend-to-Backend Data Flow Through the OSI Model
Jul 18
•
Mohit
21
Database Join Algorithms: The Hidden Mechanics Behind SQL Query Execution
Exploring Nested Loop, Merge, and Hash Join Strategies Through Real-World Implementation Analysis
Jul 14
•
Mohit
11
2
Linux Process and Thread Creation: System Call Architecture
Understanding the Unified Task Model in Modern Linux Kernels
Jul 9
•
Mohit
17
The Addiction of Being Essential: A Programmer’s Wake-Up Call
How My Need to Be Needed Nearly Burned Me Out and What I’m Doing About It
Jul 5
•
Mohit
20
6
June 2025
Swap Space in Linux: What It Is & How It Works
Linux Kernel Memory Management Explained: Swap Space Architecture, Virtual Memory Subsystems, and Performance Optimization Techniques
Jun 28
•
Mohit
9
𝐖𝐡𝐲 𝐔𝐬𝐞𝐫 𝐁𝐮𝐟𝐟𝐞𝐫𝐬 𝐀𝐫𝐞 𝐔𝐧𝐬𝐮𝐢𝐭𝐚𝐛𝐥𝐞 𝐟𝐨𝐫 𝐊𝐞𝐫𝐧𝐞𝐥 𝐨𝐫 𝐃𝐌𝐀 𝐔𝐬𝐞 𝐛𝐲 𝐃𝐞𝐟𝐚𝐮𝐥𝐭
Why User Buffers Need Extra Care to Work with Kernel and DMA
Jun 19
•
Mohit
7
How Does the Memory Management Unit (MMU) Work with the Unix/Linux Kernel?
Understanding how your CPU's MMU collaborates with the Linux kernel to create process isolation, memory protection, and the illusion of infinite RAM.
Jun 15
•
Mohit
25
1
Why You Can't Directly Move Data Between Two Memory Addresses in x86 Assembly and How to Do It
Understanding instruction encoding limitations and mastering efficient data movement techniques from single bytes to large blocks
Jun 12
•
Mohit
11
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts